Abstract A negation-limited circuit is a combinational circuit that consists of AND, OR gates and a limited number of NOT gates. In this paper, we investigate
Introduction
To derive a strong lower bound on the size of a combinational circuit, that consists of AND, OR and NOT gates, for an explicitly dened function is one of the most challenging problems in theoretical computer science. But so far, only linear lower bounds have been known (See [7] for an excellent survey on the complexity of Boolean functions). In sharp contrast, there has been substantial progress in obtaining strong lower bounds on the size of a monotone circuit, that consists of AND and OR gates. Razborov [13] obtained superpolynomial lower bounds on the size of a monotone circuit for the clique function. Shortly thereafter, Andreev [1] and Alon and Boppana [3] obtained exponential lower bounds on the size of a monotone circuit for the clique function and for some other functions. In short, we have strong lower bounds on circuit size when we restrict ourselves to circuits without NOT gates, whereas we have very weak lower bounds when we consider circuits with an arbitrary number of NOT gates. So it is natural to consider the size of a circuit with a limited number of NOT gates, which we call the negation-limited circuit complexity.
There has been obtained many interesting results in this line of research.
Markov [10] proved that r = dlog 2 (n + 1)e NOT gates are sucient to compute any collection of Boolean functions on n variables and that there exists a function that requires r NOT gates to compute. Fisher [8] showed that restricting the number of available NOT gates to r entails only a polynomial blowup in circuit size. Beals, Nishino and Tanaka [6] strengthen this result by showing that, for any Boolean function f, the size of a smallest circuit with at most r NOT gates computing f is at most 2size(f ) + O(n log n), where size(f ) is the size of a smallest circuit with an arbitrary number of NOT gates computing f. Recently, Amano and Maruoka [4] proved that the clique function is not computable by a polynomial size circuit with at most (1=6) log log n NOT gates.
Tardos [11] proved that there exists a function that can be computed by a circuit of polynomial size whereas it requires monotone circuits of exponential size. In contrast, Berkowitz [5] and Beals, Nishino and Tanaka [6] proved that NOT gates are almost powerless for slice functions. A function f is a slice function if f(x 1 ; : : : ; x n ) = 0 for any P n i=1 x i < k and f(x 1 ; : :: ; x n ) = 1 for any P n i=1 x i > k for some 0 k n (for input contains exactly k ones, the output of f is not constrained). They proved that for any slice function f, the monotone circuit complexity of f is at most 2size(f ) + O(n log n) where size(f ) is the circuit complexity of f.
The eect of NOT gates on circuit complexity looks like a mystery and better understanding of it is necessary to obtain a good lower bound for circuit complexity.
In this paper, we consider the problem : how fast a complexity of a function deceases when the number of available NOT gates in a circuit increases? That is one of the most interesting problems on negation-limited circuit complexity.
The merging function is a Boolean function that takes two presorted binary sequences each of length n as inputs, and merges them into a sorted sequence of length 2n. It was shown that the merging function has circuit complexity 2(n) and has monotone circuit complexity 2(n log n) (See e.g., [7] , [9, Chap.5.
3.4]).
In this paper, we prove the nontrivial lower and upper bounds on the negationlimited circuit complexity of merging. Remarkably, both bounds we obtained are matched up to a constant factor for any values of the number of available NOT gates. Precisely, we prove
The size complexity for merging two presorted binary sequences each of length n with t = (log 2 log 2 n 0 a) NOT gates is 2(2 a n).
Roughly speaking, this theorem says that the size of a smallest circuit for the merging function is halved when the number of available NOT gates increases one, and if we can use log 2 log 2 n NOT gates then the merging function can be computed by a circuit of linear size. In addition, the proof of the upper bound is constructive, so, for any number t of available NOT gates, we give a circuit for merging with t NOT gates whose size is optimal up to a constant factor. The paper is organized as follows: First, in Section 2 we give some basic notations and denitions. In Section 3, we prove the lower bound of our main theorem by using the technique of partial assignment to the input variables. In Section 4, we prove the upper bound of our main theorem by giving the construction of a circuit for merging. Finally, we provide some open problems related our work in Section 5.
Preliminaries
A circuit is a combinational circuit that consists of AND gates of fan-in two, OR gates of fan-in two and NOT gates. In particular, a circuit without NOT gates is called monotone. A Boolean function f is monotone if f(x 1 ; : : : ; x n ) f(y 1 ; : : : ; y n ) whenever x i y i for all i. Monotone functions are exactly those computed by monotone circuits. The size of a circuit C is the number of gates in the circuit C.
Let F be a collection of Boolean functions f 1 ; : : : ; f m . The circuit complexity (monotone circuit complexity, resp.) of F is the size of a smallest circuit (monotone circuit, resp.) that computes F, i.e., that outputs f 1 (x 1 ; : : : ; x n ); : : : ; f m (x 1 ; : : : ;x n ) for the inputs x 1 ; : : : ; x n . Following Beals, Nishino and Tanaka [6] , we call a circuit including at most t NOT gates a t-circuit.
The (n; n) merging function, denoted by MERGE(n; n), is a collection of functions that merges two presorted binary sequences x 1 x 2 1 1 1 x n and y 1 y 2 1 1 1 y n into a sequence z 1 z 2 1 1 1 z 2n , i.e., z i = 1 if and only if the total number of 1's in the input sequences is not less than 2n 0 i + 1, for all i. All logarithms in this paper are base two. Now we restate our main theorem.
Theorem 1 (Main) The size complexity of MERGE(n; n) with t = (log 2 log 2 n0 a) NOT gates is 2(2 a n).
Lower Bound
In this section, we prove the lower bound of Theorem 1, that is, the size of any t-circuit, where t = (log 2 log 2 n 0 a), computing MERGE(n; n) is (2 a n).
Proof: The outline of the proof is as follows: First, we prove that if C is a t-circuit for MERGE(n; n) then C has a monotone subcircuit which computes MERGE(n=2 t ; n=2 t ). Combining this and the fact that the monotone circuit complexity of MERGE(n=2 t ; n=2 t ) is ((n=2 t ) log(n=2 t )) = (2 a n) to obtain the lower bound for the size of C.
Let C be an optimal t-circuit for MERGE(n; n). Without loss of generality, we may assume that n = 2 r for some positive integer r. Let g i , for 1 i t, be the function computed by the input of i-th NOT gates counting from the inputs to the outputs. A minterm of a function f is a minimal assignment to some subset of the variables which determined f to be 1.
Let X = fx 1 ; : : : ; x n g and Y = fy 1 ; : : : ; y n g be the sets of input variables of MERGE(n; n). Let X h (respectively, Y h ) be the second half of X (respectively, the second half of Y ), i.e., X h = fx n=2+1 ;: : : ; x n g and Y h = fy n=2+1 ; : : : ;y n g. Now By continuing above procedure recursively for all the NOT gates in C, we obtain the partial assignment p t such that (i) p t leaves two sets of n=2 t consecutive variables fx i+1 ; x i+2 ; : : : ; x i+n=2 t g in X and fy i+1 ; y i+2 ;: : : ; y i+n=2 t g in Y , for some i, (ii) p t assigns the value 0 to x 1 ; : : : ; x i ; y 1 ; : : : ; y i and the value 1 to x i+n=2 t +1 ; : : : ; x n ; y i+n=2 t +1 ; : : : ; y n , and (iii) p t makes the inputs of all the NOT gates in C a constant.
Under p t we obtain the induced circuit of C by eliminating all gates whose values become determined. By (i) and (ii), the sequence of the outputs z 2i+1 ; : : : ; z 2i+2n=2 t of the induced circuit is equal to the merged sequence of x i+1 ; : : : ;x i+n=2 t and y i+1 ; : : : ; y i+n=2 t . By (iii), the induced circuit has no NOT gates.
Thus the circuit C \contains" a monotone circuit for MERGE(n=2 t ; n=2 t ) and the size of C is lower bounded by the monotone circuit complexity of MERGE(n=2 t ; n=2 t ). Since the monotone circuit complexity of MERGE(N; N) is known to be (N log N) (See e.g., [7] , [9] ), the lower bound is ((n=2 t ) log(n=2 t )) = ((n=2 t ) log n) = (2 a n) as desired. u t
Upper Bound
In this section, we prove the upper bound of Theorem 1, that is, there exists a t-circuit, where t = (log 2 log 2 n 0 a), computing MERGE(n; n) of size O(2 a n).
Proof:
We describe below how to construct a circuit of size O(n) with log log n NOT gates for bitonic sorting. We say that a binary sequence z 1 ; : : :; z 2n is bitonic if z 1 1 1 1 z k 1 1 1 z 2n for some k, 1 k 2n. A circuit that sorts for bitonic sequences can obviously compute MERGE(n; n) since a sequence x n ; : : : ;x 1 ; y 1 ; : : : ;y n is bitonic when x 1 1 1 1 x n and y 1 1 1 1 y n . When only (log log n0a) NOT gates are available, exactly the same construction yields a circuit of size O(2 a n). Recursively construct a circuit for a bitonic sequence u of length n, repeating this procedure t = log log n times. We obtain the most signicant t bits b's of the binary representation of N 0 1 (if N = 0, then all b's are 0's), and are left with the bitonic sequence u-last of length 2n= log n. We can sort u-last by AKS-sorting network [2] of size O(n) into the sorted list S. , where k j is the j-th signicant bit of the binary representation of k. Note that, for 0 < i < log n, l i = 1 if and only if N is greater than i(2n= log n), and that l 0 is always 1 and l log n is always 0. Finally, for 1 i 2n, output l di=(2n= log n)e _(the f(i01) mod (2n= log n)+1g-st largest bit of S) as the i-th largest bit of the sorted list of x's.
It is easy to check that the size of the entire circuit constructed above is 2(n). This completes the proof. u t
Concluding Remarks and Open Problems
In the current paper, we established the asymptotic growth rate of the size of a smallest circuit with t negation gates for merging up to a constant factor, for any values of t. Actually, same result holds for bitonic sorting, which subsumes merging. It is an interesting open problem that whether we can extend our technique to obtain the negation-limited circuit complexity for (general) sorting.
The depth of our circuit for merging is O((t + 1) log n) when the number of available NOT gates is t. In particular, we obtained the linear size circuit with log log n NOT gates of depth O(log nlog log n). It is obvious that any circuit for merging has depth (log n). To see if there exists a linear size circuit of depth O(log n) with log log n NOT gates for merging is an also interesting open problem.
